

**SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY**  
**Ichchhanath, Surat-395007 (Gujarat), India**

**REPORT SHEET SHOWING RESULT OF CANDIDATES APPEARED AT M.TECH. I SECOND SEMESTER VLSI AND EMBEDDED SYSTEMS AT REGULAR EXAM HELD DURING APRIL/MAY 2024**

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	Remark
Semester	Student Name	Course Code	EC614 T	EC612 T	EC616 P	EC602 T	EC636 T	EC644 T								
		Credit	<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>								
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	IMAGE PROCESSING (ELECTIVE)	AD-HOC NETWORKS (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)						
Semester : 2 PAMULA BINDU			AB	AB	AB	BB	CC	AB								
<b>P23VL002</b>		<b>19.00</b>	<b>19.00</b>	<b>8.37</b>	<b>7.45</b>											
Semester	Student Name	Course Code	EC614 T	EC612 T	EC616 P	EC636 T	EC642 T	EC644 T								
		Credit	<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>								
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	AD-HOC NETWORKS (ELECTIVE)	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)						
Semester : 2 SUMIT DUBEY			AA	AB	AB	BB	DD	BB								
<b>P23VL004</b>		<b>19.00</b>	<b>19.00</b>	<b>8.05</b>	<b>7.24</b>											
Semester	Student Name	Course Code	EC614 T	EC612 T	EC616 P	EC642 T	EC644 T	EC622 T								
		Credit	<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>								
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)	LOW POWER VLSI DESIGN (ELECTIVE)						
Semester : 2 AYUSHI JAR			BB	AB	AB	BB	BC	AB								
<b>P23VL005</b>		<b>19.00</b>	<b>19.00</b>	<b>8.37</b>	<b>7.97</b>											
Semester	Student Name	Course Code	EC614 T	EC612 T	EC616 P	EC636 T	EC642 T	EC644 T								
		Credit	<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>								
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	AD-HOC NETWORKS (ELECTIVE)	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)						
Semester : 2 SHREYASI MODAK			BB	BB	AB	CC	AB	BC								
<b>P23VL006</b>		<b>19.00</b>	<b>19.00</b>	<b>7.89</b>	<b>7.74</b>											
Semester	Student Name	Course Code	EC614 T	EC612 T	EC616 P	EC636 T	EC642 T	EC644 T								
		Credit	<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>								
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	AD-HOC NETWORKS (ELECTIVE)	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)						
Semester : 2 RAJPUT ANIL KUMAR RAVINDRAPRASAD			BB	AB	AA	CC	BC	AB								
<b>P23VL007</b>		<b>19.00</b>	<b>19.00</b>	<b>8.26</b>	<b>8.08</b>											

**SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY**  
**Ichchhanath, Surat-395007 (Gujarat), India**

**REPORT SHEET SHOWING RESULT OF CANDIDATES APPEARED AT M.TECH. I SECOND SEMESTER VLSI AND EMBEDDED SYSTEMS AT REGULAR EXAM HELD DURING APRIL/MAY 2024**

Semester		Student Name		Course Code		1	2	3	4	5	6	7	8	9	10	11	12	13	14	Remark
						EC614 T	EC612 T	EC616 P	EC642 T	EC644 T	EC622 T									
				<i>Credit</i>		<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>									
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA		REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)	LOW POWER VLSI DESIGN (ELECTIVE)									
Semester : 2 LOHAR AJAY ADHIK VIDYA						BC	AA	AA	AB	BB	BB									
						<b>P23VL008</b>	<b>19.00</b>	<b>19.00</b>	<b>8.74</b>	<b>9.13</b>										
Semester		Student Name		Course Code		EC614 T	EC612 T	EC616 P	EC636 T	EC642 T	EC644 T									
				<i>Credit</i>		<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>									
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA		REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	AD-HOC NETWORKS (ELECTIVE)	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)									
Semester : 2 SANAKA RAKESH						BC	AB	AB	CD	BC	BC									
						<b>P23VL009</b>	<b>19.00</b>	<b>19.00</b>	<b>7.42</b>	<b>7.45</b>										
Semester : 2 SANJAY SINGH YADAV						BB	BB	AB	CC	CD	BC									
						<b>P23VL011</b>	<b>19.00</b>	<b>19.00</b>	<b>7.26</b>	<b>6.89</b>										
Semester : 2 YASH GUPTA						BC	AB	AB	BC	BB	BB									
						<b>P23VL012</b>	<b>19.00</b>	<b>19.00</b>	<b>8.05</b>	<b>7.87</b>										
Semester : 2 KOPPULA BHANU VENKATA PRAKASH REDDY						AA	AB	AB	BC	CD	AB									
						<b>P23VL013</b>	<b>19.00</b>	<b>19.00</b>	<b>8.21</b>	<b>7.55</b>										
Semester : 2 BRAJIT PAUL						BB	AB	AA	BC	BB	BB									
						<b>P23VL014</b>	<b>19.00</b>	<b>19.00</b>	<b>8.42</b>	<b>8.13</b>										
Semester		Student Name		Course Code		EC614 T	EC612 T	EC616 P	EC642 T	EC644 T	EC622 T									
				<i>Credit</i>		<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>									
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA		REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)	LOW POWER VLSI DESIGN (ELECTIVE)									
Semester : 2 RISHABH JANGID						BB	BB	AB	BC	AB	BB									
						<b>P23VL015</b>	<b>19.00</b>	<b>19.00</b>	<b>8.21</b>	<b>8.21</b>										
Semester : 2 SHEETAL VERMA						AA	AA	AB	CC	AB	BC									
						<b>P23VL016</b>	<b>19.00</b>	<b>19.00</b>	<b>8.53</b>	<b>8.13</b>										

Abbreviations : SGPA = Semester Grade Point Average, CGPA = Cumulative Grade Point Average Grade : AA-10 AB-9 BB-8 BC-7 CC-6 CD-5 DD-4 FF-0 II - INCOMPLETE NA - NOT APPEARED XX - UNSATISFACTORY ATTENDANCE NP/NF-AUDIT PASS/FAIL

Date : 21-05-2024

The actual mark statement with the Academic / Examination section shall be final & binding to all

# SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY

## Ichchhanath, Surat-395007 (Gujarat), India

REPORT SHEET SHOWING RESULT OF CANDIDATES APPEARED AT M.TECH. I SECOND SEMESTER VLSI AND EMBEDDED SYSTEMS AT REGULAR EXAM HELD DURING APRIL/MAY 2024

					1	2	3	4	5	6	7	8	9	10	11	12	13	14	Remark
Semester	Student Name	Course Code			EC614 T	EC612 T	EC616 P	EC636 T	EC642 T	EC644 T									
					<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>									
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	AD-HOC NETWORKS (ELECTIVE)	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)									
Semester : 2 SUDHANSHU KUMAR YADAV					AB	AB	AB	BB	BC	BB									
<b>P23VL017</b>   <b>19.00</b>   <b>19.00</b>   <b>8.37</b>   <b>7.82</b>																			
Semester : 2 KADALI SRAMIK					AB	AB	AB	CD	CC	BB									
<b>P23VL018</b>   <b>19.00</b>   <b>19.00</b>   <b>7.74</b>   <b>7.39</b>																			
Semester : 2 PRATYUSH ANAND					BB	AB	AB	CD	CD	BB									
<b>P23VL019</b>   <b>19.00</b>   <b>19.00</b>   <b>7.42</b>   <b>7.50</b>																			
Semester : 2 ABHISHEK SINGH					AB	AB	AB	CC	DD	BB									
<b>P23VL021</b>   <b>19.00</b>   <b>19.00</b>   <b>7.58</b>   <b>7.08</b>																			
Semester	Student Name	Course Code			EC614 T	EC612 T	EC616 P	EC642 T	EC644 T	EC622 T									
					<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>									
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)	LOW POWER VLSI DESIGN (ELECTIVE)									
Semester : 2 POOJA GUPTA					AB	AB	AB	BB	BC	BC									
<b>P23VL022</b>   <b>19.00</b>   <b>19.00</b>   <b>8.21</b>   <b>8.53</b>																			
Semester : 2 CHERUKU RAHUL BHASKAR					AB	AA	AA	AB	AA	AB									
<b>P23VL023</b>   <b>19.00</b>   <b>19.00</b>   <b>9.53</b>   <b>9.37</b>																			
Semester	Student Name	Course Code			EC614 T	EC612 T	EC616 P	EC636 T	EC642 T	EC644 T									
					<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>									
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	AD-HOC NETWORKS (ELECTIVE)	VLSI SYSTEM DESIGN (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)									
Semester : 2 RAJNEESH KUMAR PATEL					AB	BB	AB	CC	BC	BC									
<b>P23VL024</b>   <b>19.00</b>   <b>19.00</b>   <b>7.74</b>   <b>7.29</b>																			
Semester	Student Name	Course Code			EC614 T	EC612 T	EC616 P	EC602 T	EC636 T	EC644 T									
					<b>3.00</b>	<b>3.00</b>	<b>4.00</b>	<b>3.00</b>	<b>3.00</b>	<b>3.00</b>									
Admission Number	Reg-Credit	Earn-Credit	SGPA	CGPA	REAL TIME SYSTEMS	ANALOG VLSI DESIGN	VLSI LABORATORY - II	IMAGE PROCESSING (ELECTIVE)	AD-HOC NETWORKS (ELECTIVE)	TESTING AND VERIFICATION OF VLSI CIRCUITS (ELECTIVE)									
Semester : 2 PARMAR HARSHKUMAR DOLATBHAI					BB	BB	AB	BC	BC	BB									
<b>P23VL025</b>   <b>19.00</b>   <b>19.00</b>   <b>7.89</b>   <b>7.00</b>																			

Abbreviations : SGPA = Semester Grade Point Average, CGPA = Cumulative Grade Point Average Grade : AA-10 AB-9 BB-8 BC-7 CC-6 CD-5 DD-4 FF-0 II - INCOMPLETE NA - NOT APPEARED XX - UNSATISFACTORY ATTENDANCE NP/NF-AUDIT PASS/FAIL

Date : 21-05-2024

The actual mark statement with the Academic / Examination section shall be final & binding to all

**SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY**  
**Ichchhanath, Surat-395007 (Gujarat), India**

REPORT SHEET SHOWING RESULT OF CANDIDATES APPEARED AT M.TECH. I SECOND SEMESTER VLSI AND EMBEDDED SYSTEMS AT REGULAR EXAM HELD DURING APRIL/MAY 2024

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Remark
--	---	---	---	---	---	---	---	---	---	----	----	----	----	----	--------

Total Student Count : 21